Smart CMOS Focal Plane Arrays: A Si CMOS Detector Array and Sigma–Delta Analog-to-Digital Converter Imaging System
نویسندگان
چکیده
This paper evaluates the potential for the real-time utilization of high frame rate image sequences using a fully parallel readout system. Multiple readout architectures for high frame rate imaging are compared. The application domain for a fully parallel readout system is identified, and the design for a fully parallel, monolithically integrated smart CMOS focal plane array is presented. This focal plane image processing chip, with an 8 8 array of Si CMOS detectors each of which have a dedicated on-chip current input first-order sigma–delta analogto-digital converter front end, has been fabricated, and test results for uniformity and linearity are presented.
منابع مشابه
Hdl-a Modelling of Switched-current Delta Sigma A/d Converters
Abstract: Switched Current (SI) is a very interesting analog technique to perform interface circuits in mixed analog/digital systems because it is compatible with a low cost digital CMOS process (single poly technologies). The attempt of this work is to shed some light on the SI delta-sigma converter design method making use of an analog Hardware Description Language. To demonstrate the perform...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملHigh-Pass Sigma-Delta Modulator
This paper presents a circuit including a high-pass Σ∆ modulator implemented in CMOS process and a timeinterleaved high-pass Σ∆ analog to digital converter.
متن کاملDelta-sigma algorithmic analog-to-digital conversion
Delta-sigma modulation for analog-to-digital conversion resolves a number of bits logarithmic in the number of modulation cycles, and linear in modulation order. As an alternative to higher-order noise shaping, we present an algorithmic scheme that iteratively resamples the modulation residue, by feeding the integrator output back to the input. This yields a bit resolution linear in the number ...
متن کاملDigital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture
Like the human eye, logarithmic image sensors achieve wide dynamic range easily at video rates, but, unlike the human eye, they suffer from low peak signal-to-noise-and-distortion ratios (PSNDRs). To improve the PSNDR, we propose integrating a delta-sigma analog-to-digital converter (ADC) in each pixel. An image sensor employing this architecture is designed, built and tested in 0.18 micron com...
متن کامل